Export to

Contact Us

Abstract of Applied Sciences and Engineering

September 2016, Volume 12, 12, pp 14

Implementation of Efficient Cache Architecture for Performance Improvement of SOC

A Subbarao , Pratik Ganguly

A Subbarao 1 

Pratik Ganguly 1 

on Google Scholar
on PubMed

Abstract:

For advanced multimedia communication based systems, performance improvement is one of the most important issues. Data cache consumes a major portion of the whole processor power for communication applications as they are mainly data intensive. The cache architecture cannot betaken care of specifically for an application in case of an integrated communication system. As a result, a big amount of cache energy is not used. In this paper, the software-controlled cache architecture has been proposed, that improves the energy efficiency of the shared cache in an integrated communication based system. For different cache regions, data types are allocated for an application. Only the allocated cache regions are activated. We test the effectiveness of the software-controlled cache after integration in a communication based SOC. The results shows the performance improvement of the SOC up-to a huge level on an ARM-like cache architecture.

Keywords:

Performance improvement, Cache energy, Energy efficiency, Software controlled cache.

Statistics:

Google Scholor ideas Microsoft Academic Search bing Google Scholor

Funding:

Competing Interests:

Acknowledgement: